Use Slang to parse Verilog into Json AST.
Extract IO from Verilog AST.
Extract module name from Verilog AST.
Extract module parameter from Verilog AST.