chisel3.stage.phases
Members list
Type members
Classlikes
Attributes
- Source
- AddDedupGroupAnnotations.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
Adds an firrtl.options.OutputAnnotationFileAnnotation if one does not exist. This replicates old behavior where an output annotation file was always written.
Adds an firrtl.options.OutputAnnotationFileAnnotation if one does not exist. This replicates old behavior where an output annotation file was always written.
Attributes
- Source
- AddImplicitOutputAnnotationFile.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
Add a output file for a Chisel circuit, derived from the top module in the circuit, if no ChiselOutputFileAnnotation already exists.
Add a output file for a Chisel circuit, derived from the top module in the circuit, if no ChiselOutputFileAnnotation already exists.
Attributes
- Source
- AddImplicitOutputFile.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
Adds stage.CircuitSerializationAnnotations based on ChiselOutputFileAnnotation
Adds stage.CircuitSerializationAnnotations based on ChiselOutputFileAnnotation
Attributes
- Source
- AddSerializationAnnotations.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
Sanity checks an firrtl.AnnotationSeq before running the main firrtl.options.Phases of chisel3.stage.ChiselStage.
Sanity checks an firrtl.AnnotationSeq before running the main firrtl.options.Phases of chisel3.stage.ChiselStage.
Attributes
- Source
- Checks.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
This prepares a `ChiselCircuitAnnotation for compilation with FIRRTL. This does three things:
This prepares a `ChiselCircuitAnnotation for compilation with FIRRTL. This does three things:
- Uses
chisel3.internal.firrtl.Converterto generate a FirrtlCircuitAnnotation` - Extracts all
firrtl.annotations.Annotations from thechisel3.internal.firrtl.Circuit - Generates any needed
RunFirrtlTransformAnnotations from extractedfirrtl.annotations.Annotations
Attributes
- Source
- Convert.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
Elaborate all chisel3.stage.ChiselGeneratorAnnotations into chisel3.stage.ChiselCircuitAnnotations.
Elaborate all chisel3.stage.ChiselGeneratorAnnotations into chisel3.stage.ChiselCircuitAnnotations.
Attributes
- Source
- Elaborate.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all
Emit a chisel3.stage.ChiselCircuitAnnotation to a file if a chisel3.stage.ChiselOutputFileAnnotation is present.
Emit a chisel3.stage.ChiselCircuitAnnotation to a file if a chisel3.stage.ChiselOutputFileAnnotation is present.
Attributes
- Todo
-
This should be switched to support correct emission of multiple circuits to multiple files.
- Source
- Emitter.scala
- Supertypes
-
trait Phasetrait DependencyAPI[Phase]trait TransformLike[AnnotationSeq]trait LazyLoggingclass Objecttrait Matchableclass AnyShow all