AssertPropertyLike
The base class for the AssertProperty, AssumeProperty, and CoverProperty verification constructs.
Attributes
- Source
- LTL.scala
- Graph
-
- Supertypes
-
class Objecttrait Matchableclass Any
- Known subtypes
-
object AssertPropertyobject AssumePropertyobject CoverPropertyobject EnsurePropertyobject RequireProperty
Members list
Value members
Abstract methods
Attributes
- Source
- LTL.scala
Concrete methods
Attributes
- Source
- LTL.scala
Attributes
- Source
- LTL.scala
Attributes
- Source
- LTL.scala
Attributes
- Source
- LTL.scala
Inherited methods
Assert, assume, or cover that a boolean predicate holds.
Assert, assume, or cover that a boolean predicate holds.
Value parameters
- clock:
-
specifies a clock with respect to which all cycle delays in the property are expressed. This is a shorthand for
prop.clock(clock). - cond:
-
a boolean predicate that should be checked.
- disable:
-
specifies a condition under which the evaluation of the property is disabled. This is a shorthand for
prop.disable(disable). - label:
-
is used to assign a name to the assert, assume, or cover construct in the output language. In SystemVerilog, this is emitted as
label: assert(...). This will generate a boolean property that is clocked using the implicit clock and disabled in the case where the design has not yet been reset.
Attributes
- Inherited from:
- AssertPropertyLikeIntf (hidden)
- Source
- LTLIntf.scala
Assert, assume, or cover that a boolean predicate holds.
Assert, assume, or cover that a boolean predicate holds.
Value parameters
- cond:
-
a boolean predicate that should be checked.
- label:
-
is used to assign a name to the assert, assume, or cover construct in the output language. In SystemVerilog, this is emitted as
label: assert(...). This will generate a boolean property that is clocked using the implicit clock and disabled in the case where the design has not yet been reset.
Attributes
- Inherited from:
- AssertPropertyLikeIntf (hidden)
- Source
- LTLIntf.scala
Assert, assume, or cover that a boolean predicate holds.
Assert, assume, or cover that a boolean predicate holds.
Value parameters
- cond:
-
a boolean predicate that should be checked. This will generate a boolean property that is clocked using the implicit clock and disabled in the case where the design has not yet been reset.
Attributes
- Inherited from:
- AssertPropertyLikeIntf (hidden)
- Source
- LTLIntf.scala
Assert, assume, or cover that a property holds.
Assert, assume, or cover that a property holds.
Value parameters
- clock
-
[optional]: specifies a clock with respect to which all cycle delays in the property are expressed. This is a shorthand for
prop.clock(clock). - disable
-
[optional]: specifies a condition under which the evaluation of the property is disabled. This is a shorthand for
prop.disable(disable). - label
-
[optional]: is used to assign a name to the assert, assume, or cover construct in the output language. In SystemVerilog, this is emitted as
label: assert(...). - prop:
-
parameter can be a
Property,Sequence, or simpleBool.
Attributes
- Inherited from:
- AssertPropertyLikeIntf (hidden)
- Source
- LTLIntf.scala