Package

firrtl.passes

memlib

Permalink

package memlib

Visibility
  1. Public
  2. All

Type Members

  1. class ConfWriter extends AnyRef

    Permalink
  2. case class Config(pin: Pin, source: Source, top: Top) extends Product with Serializable

    Permalink
  3. class CreateMemoryAnnotations extends Transform

    Permalink
  4. case class DefAnnotatedMemory(info: Info, name: String, dataType: Type, depth: Int, writeLatency: Int, readLatency: Int, readers: Seq[String], writers: Seq[String], readwriters: Seq[String], readUnderWrite: Option[String], maskGran: Option[BigInt], memRef: Option[(String, String)]) extends Statement with IsDeclaration with Product with Serializable

    Permalink
  5. class InferReadWrite extends Transform with SeqTransformBased

    Permalink
  6. sealed trait PassOption extends AnyRef

    Permalink
  7. case class Pin(name: String) extends Product with Serializable

    Permalink
  8. class ReplSeqMem extends Transform

    Permalink
  9. class ReplaceMemMacros extends Transform

    Permalink

    Replace DefAnnotatedMemory with memory blackbox + wrapper + conf file.

    Replace DefAnnotatedMemory with memory blackbox + wrapper + conf file. This will not generate wmask ports if not needed. Creates the minimum # of black boxes needed by the design.

  10. class ResolveMemoryReference extends Transform

    Permalink

    Resolves annotation ref to memories that exactly match (except name) another memory

  11. class SimpleMidTransform extends SimpleTransform

    Permalink
  12. class SimpleTransform extends Transform

    Permalink
  13. case class Source(name: String, module: String) extends Product with Serializable

    Permalink
  14. case class Top(name: String) extends Product with Serializable

    Permalink
  15. class YamlFileReader extends AnyRef

    Permalink
  16. class YamlFileWriter extends AnyRef

    Permalink

Value Members

  1. object AnalysisUtils

    Permalink
  2. object CustomYAMLProtocol extends DefaultYamlProtocol

    Permalink
  3. object InferReadWriteAnnotation

    Permalink
  4. object InferReadWritePass extends Transform with Pass

    Permalink
  5. object InputConfigFileName extends PassOption with Product with Serializable

    Permalink
  6. object MemTransformUtils

    Permalink
  7. object NoDedupMemAnnotation

    Permalink

    A component, e.g.

    A component, e.g. register etc. Must be declared only once under the TopAnnotation

  8. object OutputConfigFileName extends PassOption with Product with Serializable

    Permalink
  9. object PassCircuitName extends PassOption with Product with Serializable

    Permalink
  10. object PassConfigUtil

    Permalink
  11. object PassModuleName extends PassOption with Product with Serializable

    Permalink
  12. object PinAnnotation

    Permalink

    Annotates the name of the pin to add for WiringTransform

  13. object RenameAnnotatedMemoryPorts extends Transform with Pass

    Permalink

    Changes memory port names to standard port names (i.e.

    Changes memory port names to standard port names (i.e. RW0 instead T_408)

  14. object ReplSeqMemAnnotation

    Permalink
  15. object ResolveMaskGranularity extends Transform with Pass

    Permalink

    Determines if a write mask is needed (wmode/en and wmask are equivalent).

    Determines if a write mask is needed (wmode/en and wmask are equivalent). Populates the maskGran field of DefAnnotatedMemory Annotations:

    • maskGran = (dataType size) / (number of mask bits)
      • i.e. 1 if bitmask, 8 if bytemask, absent for no mask TODO(shunshou): Add floorplan info?
  16. object ToMemIR extends Transform with Pass

    Permalink

    Annotates sequential memories that are candidates for macro replacement.

    Annotates sequential memories that are candidates for macro replacement. Requirements for macro replacement:

    • read latency and write latency of one
    • only one readwrite port or write port
    • zero or one read port
  17. object VerilogMemDelays extends Transform with Pass

    Permalink

    This pass generates delay reigsters for memories for verilog

Ungrouped