Class

firrtl

VerilogCompiler

Related Doc: package firrtl

Permalink

class VerilogCompiler extends Compiler

Emits Verilog

Linear Supertypes
Compiler, LazyLogging, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. VerilogCompiler
  2. Compiler
  3. LazyLogging
  4. AnyRef
  5. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new VerilogCompiler()

    Permalink

Value Members

  1. final def !=(arg0: Any): Boolean

    Permalink
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int

    Permalink
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean

    Permalink
    Definition Classes
    AnyRef → Any
  4. final def asInstanceOf[T0]: T0

    Permalink
    Definition Classes
    Any
  5. def clone(): AnyRef

    Permalink
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  6. def compile(state: CircuitState, customTransforms: Seq[Transform]): CircuitState

    Permalink

    Perform compilation

    Perform compilation

    Emission will only be performed if EmitAnnotations are present

    state

    The Firrtl AST to compile

    customTransforms

    Any custom Transforms that will be inserted into the compilation process by CompilerUtils.mergeTransforms

    returns

    result of compilation

    Definition Classes
    Compiler
  7. def compileAndEmit(state: CircuitState, customTransforms: Seq[Transform] = Seq.empty): CircuitState

    Permalink

    Perform compilation and emit the whole Circuit

    Perform compilation and emit the whole Circuit

    This is intended as a convenience method wrapping up Annotation creation for the common case. It creates a EmitCircuitAnnotation that will be consumed by this Transform's emitter. The EmittedCircuit can be extracted from the returned CircuitState via CircuitState.emittedCircuitOption

    state

    The Firrtl AST to compile

    customTransforms

    Any custom Transforms that will be inserted into the compilation process by CompilerUtils.mergeTransforms

    returns

    result of compilation with emitted circuit annotated

    Definition Classes
    Compiler
  8. def emitter: VerilogEmitter

    Permalink
    Definition Classes
    VerilogCompilerCompiler
  9. final def eq(arg0: AnyRef): Boolean

    Permalink
    Definition Classes
    AnyRef
  10. def equals(arg0: Any): Boolean

    Permalink
    Definition Classes
    AnyRef → Any
  11. def finalize(): Unit

    Permalink
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  12. final def getClass(): Class[_]

    Permalink
    Definition Classes
    AnyRef → Any
  13. def hashCode(): Int

    Permalink
    Definition Classes
    AnyRef → Any
  14. def inputForm: CircuitForm

    Permalink
    Definition Classes
    Compiler
  15. final def isInstanceOf[T0]: Boolean

    Permalink
    Definition Classes
    Any
  16. val logger: Logger

    Permalink
    Definition Classes
    LazyLogging
  17. final def ne(arg0: AnyRef): Boolean

    Permalink
    Definition Classes
    AnyRef
  18. final def notify(): Unit

    Permalink
    Definition Classes
    AnyRef
  19. final def notifyAll(): Unit

    Permalink
    Definition Classes
    AnyRef
  20. def outputForm: CircuitForm

    Permalink
    Definition Classes
    Compiler
  21. final def synchronized[T0](arg0: ⇒ T0): T0

    Permalink
    Definition Classes
    AnyRef
  22. def toString(): String

    Permalink
    Definition Classes
    AnyRef → Any
  23. def transforms: Seq[Transform]

    Permalink

    The sequence of transforms this compiler will execute

    The sequence of transforms this compiler will execute

    Definition Classes
    VerilogCompilerCompiler
    Note

    The inputForm of a given transform must be higher than or equal to the ouputForm of the preceding transform. See CircuitForm

  24. final def wait(): Unit

    Permalink
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  25. final def wait(arg0: Long, arg1: Int): Unit

    Permalink
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  26. final def wait(arg0: Long): Unit

    Permalink
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Deprecated Value Members

  1. def compile(state: CircuitState, writer: Writer, customTransforms: Seq[Transform] = Seq.empty): CircuitState

    Permalink

    Perform compilation

    Perform compilation

    state

    The Firrtl AST to compile

    writer

    The java.io.Writer where the output of compilation will be emitted

    customTransforms

    Any custom Transforms that will be inserted into the compilation process by CompilerUtils.mergeTransforms

    Definition Classes
    Compiler
    Annotations
    @deprecated
    Deprecated

    (Since version firrtl 1.0) Please use compileAndEmit or other compile method instead

Inherited from Compiler

Inherited from LazyLogging

Inherited from AnyRef

Inherited from Any

Ungrouped